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To answer the request of higher performance from electric equipment,
logic circuit is becoming more complicated and more large-scaled. This
makes it more difficult to verify correctness of a designed circuit.
Heretofore, to verify a logical circuit, output for every possible state
and input should be confirmed by simulation. However, when the scale of
a circuit increases, states of circuit increases exponentially, accordingly
(Example, when a circuit has 100 return wires, it has 2 state $\mathrm{s}.$ ). So it is
impossible or very difficult to comp lete such a simulation for large-scaled
circuit $\mathrm{s}$ .
As a new way to verify correctness of logical circuit, we express
logical circuit with mathematical description (called mathematical
model). The correctness of the circuits is assured when correctness of the
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circuitts mathematical model is verified by a proof checker system.
A proof checker system has been used to verify correctness of proof in
mathematics. It can be applied to verifying correctness of a designed
circuit with the method we suggest.
In this $\mathrm{p}$ aper, after introducing the $\mathrm{p}$ roof checker system Mizar which
is used to verify correctness of proof (Section 2), we give some definitions
as a prep aration for mathematics descrip tions of a logical circuit (Section
3). Then, we explain how a logical circuit is described by these definitions,
and how its correctness is verified by the system (Section 4). At last, as
an example, we apply the method in designing the adder circuit on a
radix-2 $\mathrm{k}\mathrm{s}\mathrm{D}$ number.
2. Proof checker system Mizar
As an attempt to reconstruct mathematical vernacular, the Mizar
project started in 1973. [1]
And, it has become the most important activity in the project to
develop the database of mathematics since 1989. Now, more than 2,000
definitions and 20,000 theorems are included in the increasing database.
As a characteristic of Mizar, useful verified proof is accepted by
Mizar $\dagger \mathrm{s}$ library. Using Mizar, besides mathematical proof, a mathematical
model can be verified too.
Just as a. large-scale circuit can be designed as a combination of
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smaller circuits which function has been verified, the correctness of a
model can be showed when the model is a combination of smaller models
which has been accepted by the library.
3. Preparation for mathematical description of a logical circuit
We give a relation between basic concepts of logical circuits and
mathematics as follows:
(1) We think inp ut and outp ut signals as sets. The logic of a signal line
has 2 state $\mathrm{s},$ $0$ and 1. $0$ is define $\mathrm{d}$ as the $\mathrm{e}\mathrm{m}\mathrm{p}$ ty set $\emptyset$ , and 1 is defined as
a non-empty set.
It is described as follows at Mizar:
definition let a be set;
redefine attr a is empty;
antonym $a;
en $\mathrm{d}$ ;
(2) We consider the expre ssion of every $\mathrm{p}$ ossible states formed by $\mathrm{i}\mathrm{n}\mathrm{p}$ ut
and output signals. It is described like this:
$sO iff $AND2 (NOTI $\mathrm{q}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{q}1$ )
(3) We define a circuit as a Boolean function of sets defined above.
For example, NOT circuit writes follows:
func NOTI a $->$ set equals
$\emptyset$ if$a
otherwise { $\phi$ : not contradiction};
en $\mathrm{d}$ ;
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4. A new method of logic $\mathrm{c}\mathrm{i}\mathrm{r}\mathrm{C}\mathrm{U}\mathrm{i}\mathrm{t}^{1}\mathrm{s}$ verification using Mizar system
Here, we introduce how the new method works with a simple
example.
Consider a $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter circuit. The correctness of the circuit can
be guaranteed with Mizar at the following steps.
(1) Describing the input and output as sets.
(2) Defining every possible state of input and output as following with
the set of step 1. (Fig. 1)
$sO=$AND3(NOTI $\mathrm{q}3$ , NOTI $\mathrm{q}2$ , NOTI $\mathrm{q}1$ );
$sl=$AND3(NOTI $\mathrm{q}3$ , NOTI $\mathrm{q}2$ , $\mathrm{q}1$ );
$s2,$s3,$s4,$s5,$s6,$s7 is similar to $sO,$sl.
(3) Expressing the behavior of $3\mathrm{b}\mathrm{i}\mathrm{t}$ uP counter circuit with Boolean
expressions as follows: (Fig.2)
$nql=$AND2(NOTI $\mathrm{q}1,\mathrm{R}$ )
$nq2=$AND2 (XOR2 $(\mathrm{q}1,\mathrm{q}2),\mathrm{R}$ ) $)$
$nq3 $=mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{O}\mathrm{R}2(\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{q}3,\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{q}\mathrm{l}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{q}\mathrm{l}, \mathrm{X}\mathrm{O}\mathrm{R}2(\mathrm{q}2,\mathrm{q}3))),\mathrm{R})$. $.\cdot$
Here, $ql,$q2,$q3,R are circuit inputs and $nql,$nq2,$nq3 are
outp $\mathrm{u}\mathrm{t}\mathrm{s}$ .
(4) Ve $\mathrm{r}_{\wedge}\mathrm{i}\mathrm{f}\mathrm{y}\mathrm{i}\mathrm{n}\mathrm{g}$ the cor.rec.tness of. circuit by confirming its Boolean
$i$
expressions\dagger tautology using Mizar system.
($nsl iff $AND2(s0,R)) & ($ns2 iff $AND2(s1,R)) & ($ns3 iff $AND2(s2,R))&
($ns4 iff $AND2(s3,R)) & ($ns5 iff $AND2(s4,R)) & ($ns6 iff $AND2(s5,R))&
($ns7 iff $AND2(s6,R)) & ($nsO iff $OR2(s7,NOT1 $\mathrm{R})$ );
Here, $s0, $\cdots$ ,$s7 means current states and $ns0, $\cdots$ , $ns7 means next
states of current states.
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($nsl iff $AND2 (sO, $\mathrm{R}$ )) means the next state will be $n $\mathrm{s}1$ , if and only if
the curre nt state.is $sO.and $\mathrm{R}$ is \dagger \dagger 1 $\dagger\dagger$ .
Behavior of a $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter circuit
Have 4 $\mathrm{i}\mathrm{n}\mathrm{p}\mathrm{u}\mathrm{t}_{\mathrm{S}}(\mathrm{R},\mathrm{q}3,\mathrm{q}2,\mathrm{q}1)$ and $3\mathrm{o}\mathrm{u}\mathrm{t}_{\mathrm{P}^{\mathrm{u}}}\mathrm{t}\mathrm{S}(\mathrm{n}\mathrm{q}3,\mathrm{n}\mathrm{q}2,\mathrm{n}\mathrm{q}1)$
States change as follows:
$000arrow 001arrow 010arrow 011arrow 100arrow 101arrow 110arrow 1].1arrow 000arrow$
return to the initial state(OOO) by the reset input
Signal defmitions
Fig.1 Definitions of $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter.
Definitions and proof to correctness of
a $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter
Needs to proof these def ini tions
$\mathrm{s}\{_{\mathrm{q}]}^{\mathrm{q}3}\mathrm{q}2\ovalbox{\tt\small REJECT} \mathrm{R}\mathrm{n}\mathrm{n}\mathrm{q}\mathrm{n}\mathrm{q}2\}\mathrm{q}13\mathrm{n}\mathrm{S}$
$(mathrm{n}(mathrm{n}(mathrm{n}\mathrm{S}3(\mathrm{s}_{\mathrm{n}_{\mathrm{S}}}(\mathrm{s}_{\mathrm{n}\mathrm{s}}1\mathrm{s}_{4}\mathrm{s}52\mathrm{i}\mathrm{f}\mathrm{f}\mathrm{i}\mathrm{f}\mathrm{f}\mathrm{i}\mathrm{f}\mathrm{f}\mathrm{i}\mathrm{f}\mathrm{f}\mathrm{i}\mathrm{f}\mathrm{f}mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{s}1^{\cdot}.,\mathrm{R})\mathrm{s}_{\mathrm{A}\mathrm{N}}\mathrm{D}2(mathrm{A}mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{s}\mathrm{s}_{\mathrm{A}}\mathrm{N}\mathrm{D}2(\mathrm{S}\mathrm{N}\mathrm{D}2(\mathrm{S}2.\mathrm{R}\mathrm{s}_{4}\mathrm{o}3,\mathrm{R})\mathrm{R}\mathrm{R}))\mathrm{g}))8))))\S 8\mathrm{g}$
($ns6 iff $AND2(s5, R))8
Def $1\sim$ niti $o\mathrm{n}\mathrm{s}$ of a $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter ($ns7 iff $AND2(s6.R))&
($nsO iff $OR2 ( $\mathrm{s}7$ . NOTI $\mathrm{R}$));
($nql $\mathrm{i}$ff $AND2 (NOTI $\mathrm{q}1$ . $\mathrm{R})$ )&
($nq2 $\mathrm{i}$ff $AND2 (XOR2 $(\mathrm{q}1$ . $\mathrm{q}2)$ . $\mathrm{R})$ )&
($nq3 iff $AND2(OR2(AND2(q3. NOTI $\mathrm{q}1$ ),
AND2 ($\mathrm{q}1$ , XOR2 $(\mathrm{q}2$ . $\mathrm{q}3)$ ) $),$ $\mathrm{R}))$
Fig. 2 Definitions (cont.) and proof of correctness of $3\mathrm{b}\mathrm{i}\mathrm{t}$ up counter.
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5. An application to a radix-2 $\mathrm{k}\mathrm{s}\mathrm{D}$ number coded adder circuit
Here, we apply the new method to designing an adder circuit on a
radix-2 $\mathrm{k}\mathrm{S}\mathrm{D}$ number.
In a radix-2 $\mathrm{k}\mathrm{S}\mathrm{D}$ (signed-digit) coded adder circuit, calculations can
be finished in a constant time no matter whether there is a ripple carry.
Here, we will verify the correctness of such a circuit of case $\mathrm{k}=2$ .
A designed radix-4SD number circuit
I $\mathrm{U}$ I
Fig.3 Signal layout of radix-4SD number coded adder circuit
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$\mathrm{O}\mathrm{u}\mathrm{t}\mathrm{D}\mathrm{u}\mathrm{t}\mathrm{S}$ of PARTI which used radix-4SD number
Fig.4 Definitions of radix-4SD number coded adder circuit
The correctness of a 4-SD number adder circuit is verified with the 4
steps described in former section.
First, input and output status can be defined as follows:
INPUT STATE:
($xm3 iff $AND3( $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}1$ , xO))&
($xm2 iff $AND3( $\mathrm{x}2$ , xl,NOTI xO))&
($xml iff $AND3( $\mathrm{x}2$ , $\mathrm{x}1$ , xO))&
($xz iff $AND3(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}1$ xl,NOTI xO))&
($xpl iff $AND3(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}1$ , xO))&
($xp2 iff $AND3(NOTI $\mathrm{x}2$ , xl,NOTI xO))&
($xp3 iff $AND3(NOTI $\mathrm{x}2$ , $\mathrm{x}1$ , $\mathrm{x}\mathrm{O})$ )
Here, $xO,$xl,$x2 express the three inputs of PARTI (Fig.3),
$xm3,$xm2,$xm1,$xz,$xp1,$xP2,$xP3 are all possible input states. The
expression $xm3 iff $AND3(x2,NOT1 $\mathrm{x}\mathrm{l},\mathrm{x}\mathrm{o}$ ) means that an input state is
called $xm3 if and only if inputs $\mathrm{x}2=1^{\dagger}\dagger\dagger \mathrm{t},$ $\mathrm{x}1=^{\mathfrak{j}}0\dagger|\dagger,$ $\mathrm{x}0=|\uparrow 1^{\dagger\uparrow}$ .
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$ym3,$ym2,$ym1,$yz,$yp l,$yp2,$yp3 can be defined similarly.
OUTPUT STATE:
Output states can be defined in same way as follows.
($nz iff $AND5(NOTI ncl,NOTI $\mathrm{n}\mathrm{c}\mathrm{O}$ ,NOTI $\mathrm{n}\mathrm{w}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}$ nwl,NOTI nwO))&
($npl iff $AND5(NOTI ncl,NOTI $\mathrm{n}\mathrm{c}\mathrm{O}$ ,NOTI $\mathrm{n}\mathrm{w}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{n}\mathrm{w}\mathrm{l}$ , nwO))&
($np2 iff $AND5(NOTI ncl,NOTI $\mathrm{n}\mathrm{c}\mathrm{O}$ ,NOTI $\mathrm{n}\mathrm{w}2$ , nwl,NOTI nwO))&
($np3 iff $AND5(NOTI $\mathrm{n}\mathrm{c}\mathrm{l}$ , $\mathrm{n}\mathrm{c}\mathrm{O}$ , $\mathrm{n}\mathrm{w}2$ , $\mathrm{n}\mathrm{w}\mathrm{l}$ , nwO))&





$5$ (NO$\mathrm{T}‘.1\mathrm{n}.\mathrm{C}1-..$ ’ $\mathrm{n}\mathrm{c}0$ , NOTI $\mathrm{n}\mathrm{w}2$ , NOTI $\mathrm{n}\mathrm{w}\mathrm{l}$ , nwO))&
($np6 iff $AND5(NOTI $\mathrm{n}\mathrm{c}\mathrm{l}$ , $\mathrm{n}\mathrm{c}\mathrm{O},\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{n}\mathrm{w}2$ , nwl,NOTI nwO))&
Next, the behavior of PART I can be described as a Boole an function
as follows.
($ncO iff $OR8(AND4(NOTI $\mathrm{x}2,\mathrm{x}\mathrm{l},\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{y}2,\mathrm{y}\mathrm{l}$),
$\mathrm{A}\mathrm{N}\mathrm{D}3(\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{y}2,\mathrm{O}\mathrm{R}2(\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}\mathrm{l},\mathrm{x}\mathrm{o}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{y}\mathrm{l},\mathrm{y}0)))$ ,
$\mathrm{A}\mathrm{N}\mathrm{D}3\langle \mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{y}2,\mathrm{O}\mathrm{R}2(\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{X}\mathrm{l},\mathrm{y}\mathrm{o}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}0,\mathrm{y}\mathrm{l})))$,




$ncl,$nw2,$nw1,$nw0 can be described in same way.
Then, the relation between input status and output status is built.
The following expression is showed tautology by Mizar system. So the
correctness of PART I circuit is verified. (Fig. 5)
($nm6 iff $AND2(xm3,ym3)) &
($nm5 iff $OR2(AND2(xm3,ym2),AND2(xm2,ym3))) &














($np3 iff $OR4(AND2(xz, $\mathrm{y}\mathrm{P}^{3}$ ), $\mathrm{A}\mathrm{N}\mathrm{D}\mathrm{z}(\mathrm{x}\mathrm{P}^{1,\mathrm{y}\mathrm{P}}2),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}\mathrm{p}2,\mathrm{y}\mathrm{p}1)$ ,
$\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}_{\mathrm{P}^{3}},\mathrm{y}\mathrm{Z})))$ &
($np4 iff $OR3(AND2(xp1,yp3),AND2(xp2,yp2),AND2(xp3,yp1))) &
($np5 iff $OR2(AND2(xp2,yp3),AND2(xp3,yp2))) &
($np6 iff $AND2(xp3,yp3))
Here, for example, the expression ($nm5 iff $OR2(AND2(xm3,ym2),






$\mathrm{i}\mathrm{f}\prime \mathrm{a}\mathrm{n}\mathrm{d}\mathrm{e}_{}’$ . onIy if the
input state ($xm3(x $=- 3$ ) and $ym2(y $=\cdot 2)$ ) or ($xm2(x $=- 2)$ and $ym3(y $=- 3)$ ).
Other expressions are similar.
The correctness of PART2 can be verified in same way. (Fig.6)
Thus, the behavior of the whole circuit can be expressed by the
following expressions.
($xm2 iff $AND3( $\mathrm{x}2$ , xl,NOTI xO))&
($xml iff $AND3( $\mathrm{x}2$ , $\mathrm{x}1$ , xO))&
($xz iff $AND3(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}1$ xl,NOTI xO))&
($xpl iff $AND3(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}1$ , xO))&
($xp2 iff $AND3(NOTI $\mathrm{x}2$ , xl,NOTI xO))&
($cm iff $AND2( $\mathrm{c}1$ , cO))&
($cz iff $AND2(NOTI cl,NOTI cO))&
($cp iff $AND2(NOTI $\mathrm{c}1$ , cO))&
($nm3 iff $AND3( $\mathrm{n}\mathrm{s}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{n}\mathrm{s}\mathrm{l}$, nsO))&
($nm2 iff $AND3( $\mathrm{n}\mathrm{s}2$ , nsl,NOTI nsO))&
($nml iff $AND3( $\mathrm{n}\mathrm{s}2$ , $\mathrm{n}\mathrm{s}\mathrm{l}$ , nsO))&
($nz iff $AND3(NOTI $\mathrm{n}\mathrm{s}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}$ nsl,NOTI nsO))&
($npl iff $AND3(NOTI $\mathrm{n}\mathrm{s}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{n}\mathrm{s}\mathrm{l}$, nsO))&
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($np2 iff $AND3(NOTI $\mathrm{n}\mathrm{s}2$ , nsl,NOTI nsO))&
($np3 iff $AND3(NOTI $\mathrm{n}\mathrm{s}2$ , $\mathrm{n}\mathrm{s}\mathrm{l}$ , nsO))&
($nsO iff $OR4(AND4(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\iota$ xl,NOTI $\mathrm{x}\mathrm{O},\mathrm{c}\mathrm{o}$ ), $\mathrm{A}\mathrm{N}\mathrm{D}3\langle \mathrm{x}1,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}\mathrm{O},\mathrm{c}\mathrm{o}_{)}$ ,
$\mathrm{A}\mathrm{N}\mathrm{D}5$ ( $\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}\mathrm{l},\mathrm{x}\mathrm{O},\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}$ cl,NOTI $\mathrm{c}\mathrm{O}$ ),
AND5 ( $\mathrm{x}2,\mathrm{x}1,\mathrm{x}\mathrm{o}$ , NO $\mathrm{T}$ I $\mathrm{c}1,$NOTi cO) $))$&
($nsl iff $OR5(AND5(NOTI $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}1$ xl,NOTI $\mathrm{x}\mathrm{O},\mathrm{c}\mathrm{l},\mathrm{C}\mathrm{o}$ ),
$\mathrm{A}\mathrm{N}\mathrm{D}5(\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}\mathrm{l},\mathrm{x}\mathrm{O},\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{c}\mathrm{l},\mathrm{c}\mathrm{o}),\mathrm{A}\mathrm{N}\mathrm{D}3(\mathrm{x}\mathrm{l},\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}\mathrm{o},\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{c}1)$ ,
$\mathrm{A}\mathrm{N}\mathrm{D}5$ ( $\mathrm{X}2,\mathrm{X}1,\mathrm{x}0,\mathrm{N}\mathrm{O}\mathrm{T}1$ cl,NOTI cO),AND5(x2,x1,x0,c1,c0) $))$&
($ns2 iff $OR7(AND2(c1,NOT1 $\mathrm{c}\mathrm{O}$ ), $\mathrm{A}\mathrm{N}\mathrm{D}4$ ( $\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}1$ xl,NOTI $\mathrm{x}\mathrm{O},\mathrm{c}\mathrm{l}$ ),
$\mathrm{A}\mathrm{N}\mathrm{D}3(\mathrm{N}\mathrm{o}\mathrm{T}\mathrm{l}\mathrm{x}2,\mathrm{x}\mathrm{l},\mathrm{x}0),\mathrm{A}\mathrm{N}\mathrm{D}3(\mathrm{X}2,\mathrm{x}\mathrm{l},\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}\mathrm{o}_{)},\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}\mathrm{l}\mathrm{x}1)$ ,
$\mathrm{A}\mathrm{N}\mathrm{D}3$ ( $\mathrm{x}2,\mathrm{N}\mathrm{O}\mathrm{T}1$ cl,NOTI $\mathrm{c}\mathrm{O}$ ), $\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{X}2,\mathrm{c}\mathrm{l})))$
($nm3 iff $mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{X}\mathrm{m}2,\mathrm{c}\grave{\mathrm{m}})$ ) &
($nm2 iff $OR2(AND2(xm2,cz),AND2(xm1,cm))) &
($nml iff $OR3( $\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}\mathrm{m}2,\mathrm{c}\mathrm{p}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{X}\mathrm{m}\mathrm{l},\mathrm{c}\mathrm{Z}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}\mathrm{Z}$,cm))) &
($nz iff $OR3(AND2(xm1,cp),AND2(xz,cz),AND2(xp1,cm))) &
($npl iff $OR3(AND2(xz, $\mathrm{c}\mathrm{p}$ ), $\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}_{\mathrm{P}}1,\mathrm{c}\mathrm{z}),\mathrm{A}\mathrm{N}\mathrm{D}2(\mathrm{x}_{\mathrm{P}}2,\mathrm{C}\mathrm{m})$)) &
($np2 iff $OR2(AND2(xp1,cp),AND2txp2,cz)) $)$&
($np3 iff $AND2(xp2,cp))
The tautology can be showed because part 1 and part 2 have been
verified. So the correctness of radix-4SD adder circuit is verified.
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wz $=\sim \mathrm{x}\mathrm{z}^{-}\mathrm{T}\mathrm{r}_{A^{-}}(\mathrm{X}\mathrm{l}\mathrm{A}\cdot \mathrm{D}\mathrm{y}1r-_{\mathrm{t}^{\mathrm{X}\cup}}$ Aunl”
$+\mathrm{x}2^{*}\mathrm{x}1*\wp \mathrm{r}_{-\mathrm{y}1}*\mathrm{g}0$ NAND yO)
$+\prime \mathrm{s}2^{\mathrm{r}}\sim$ xl r $\mathrm{y}2^{*}$ yl r ($\mathrm{x}\mathrm{O}$ NAND $\mathrm{y}\mathrm{O}$)
$+\mathrm{x}2^{\mathrm{s}}\sim_{\mathrm{X}}1\wedge 1^{*}\mathrm{y}\sim \mathrm{y}\mathrm{O}+\mathrm{x}\mathrm{l}^{*}-_{\mathrm{Z}\mathrm{o}*}$ y2 $\bigwedge_{\mathrm{Y}^{1}}$
$+\wedge \mathrm{z}1^{*_{\mathrm{X}0}\mathrm{r}}\prime \mathrm{v}1{}^{\mathrm{t}}\mathrm{y}\mathrm{o}*$ (x2 XORy2)
$+\mathrm{x}2^{*}\mathrm{x}\mathrm{o}^{*}\mathrm{y}2^{\mathrm{r}}\mathrm{y}\mathrm{O}^{*}$ (xl XNORyl)
$\mathrm{w}1=$ $($xl XNOR $\mathrm{y}1)^{*}(\mathrm{x}\mathrm{O}^{*}\mathrm{y}\mathrm{O})$ $+(\mathrm{x}1$ XOR $\mathrm{y}1)^{\mathrm{P}}$ ($\mathrm{x}\mathrm{O}$ NAND $\mathrm{y}\mathrm{O}$)
$\mathrm{w}\mathrm{O}=\mathrm{x}\mathrm{O}\mathrm{X}\mathrm{O}\mathrm{R}\mathrm{y}\mathrm{o}$












Fig.6 The circuit verified of correctness by Mizar system (PART2)
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6. Conclusion
We showed it is possible to verify correctness of logical circuit’s
mathematical model using proof checker Mizar.
This can be considered as a new approach to verifying correctness of
logical circuit.
The circuit we proved has been accept by the library of Mizar, and it
can be used to prove larger circuits.
When the library is $\mathrm{s}\mathrm{u}\mathrm{b}\mathrm{s}\mathrm{t}\mathrm{a}\mathrm{n}\mathrm{t}.\mathrm{i}\mathrm{a}\mathrm{l}\mathrm{l}\mathrm{y}$
,
in future, verification of logical
circuits in practice can be expected. $\mathrm{v}_{\mathrm{e}\mathrm{r}}\mathrm{i}\mathrm{f}‘\dot{\mathrm{i}}\mathrm{C}\mathrm{a}\mathrm{t}\mathrm{i}_{0}\mathrm{n}-$of cryptogram circuit can
be realized in same way.
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